including Cu-doped ZnTe and CUxTe. We will present a comparative analysis of the performance of these contacts. In addition, we have studied the influence of fabrication parameters on junction properties. We will present an overview of our development work, which has led to CdTe devices with Voc values of more than 860 mV and NREL-confirmed efficiencies approaching 11%.
of the superstrate structure, devices with a substrate structure are attractive both commercially and scientifically. The substrate structure eliminates the need for transparent superstrates and thus allows the use of flexible metal and possibly plastic substrates. From a scientific perspective, it allows better control in forming the junction and direct access to the junction for detailed analysis. Research on such devices has been limited. The efficiency of these devices has been limited to around 8% due to low open-circuit voltage (V oc) and fill factor. In this paper, we present our recent device development efforts at NREL on substrate-structure CdTe devices. We have found that processing parameters required to fabricate high-efficiency substrate CdTe PV devices differ from those necessary for traditional superstrate CdTe devices. We have worked on a variety of contact materials including Cu-doped ZnTe and CUxTe. We will present a comparative analysis of the performance of these contacts. In addition, we have studied the influence of fabrication parameters on junction properties. We will present an overview of our development work, which has led to CdTe devices with Voc values of more than 860 mV and NREL-confirmed efficiencies approaching 11%.
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II. EXPERIMENTAL DETAILS
Substrate CdTe devices used in this study were fabricated in the following manner ( Preliminary device characterization was done using current density-voltage (J-V) and quantum efficiency measurements.
RESULTS AND DISCUSSION
Our initial work on substrate-configuration CdTe PV devices used the fabrication processes used for fabricating high-efficiency superstrate CdTe devices [5] and structural components from substrate-structure Cu(In,Ga)Se2 (CIGS)
devices. We used Mo-coated glass substrates and deposited
CdTe in a He/02 ambient. A CdS layer 80 nm thick was deposited by CBD and the devices were fmished as shown in 
. � c Q)
"lJ -10 Cux Te IFL. In addition to the effect of the medium temperature anneal, the presence of oxygen during different stages of processing had a profound effect on device performance [7] .
III. CONCLUSIONS
We have carried out substrate CdTe device development over the past two years and found that the fabrication process used for conventional superstrate CdTe We will carry out more thorough characterization of these devices using techniques such as capacitance-voltage (C-V) and temperature-dependent current density-voltage measurements to gain further understanding of the function of these devices. We will use low-temperature photoluminescence techniques to study the effect of various 978-1-4673-0066-7/12/$26.00 ©2011 IEEE fabrication parameters on the electronic defects in these devices. Results will be published in a future publication.
